[PATCH] D124833: [RISCV] Optimize redundant vsetvli for Vector Mask-Register Logical Instructions.

[Zakk Chen via Phabricator via llvm-commits]

khchen updated this revision to Diff 426610.
khchen added a comment.

update comment.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D124833/new/

https://reviews.llvm.org/D124833

Files:
  llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
  llvm/test/CodeGen/RISCV/regalloc-last-chance-recoloring-failure.ll
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-setcc-fp-vp.ll
  llvm/test/CodeGen/RISCV/rvv/masked-tama.ll
  llvm/test/CodeGen/RISCV/rvv/setcc-fp-vp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D124833.426610.patch
Type: text/x-patch
Size: 56552 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220503/f9afb432/attachment.bin>