[PATCH] D121376: [RISCV][RVV] Introduce roundmode operand to PseudoVAADD instruction

[ShihPo Hung via Phabricator via llvm-commits]

arcbbb updated this revision to Diff 418251.
arcbbb added a comment.

Thank @craig.topper and @frasercrmck 
Updates:

1. Reorder intrinsic class definition
2. Reorder RISCVVXRMRegister in CMakeLists.txt
3. Use PostISelHook to add VXRM uses to DYN pseudos
4. Change non-DYN pseudos  to DYN pseudos after CSR Write insertion
5. Update tests


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D121376/new/

https://reviews.llvm.org/D121376

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/CMakeLists.txt
  llvm/lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h
  llvm/lib/Target/RISCV/RISCV.h
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrFormats.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/lib/Target/RISCV/RISCVMCInstLower.cpp
  llvm/lib/Target/RISCV/RISCVRegisterInfo.td
  llvm/lib/Target/RISCV/RISCVSystemOperands.td
  llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
  llvm/lib/Target/RISCV/RISCVVXRMRegister.cpp
  llvm/test/CodeGen/RISCV/rvv/roundmode-insert.ll
  llvm/test/CodeGen/RISCV/rvv/roundmode-insert.mir
  llvm/test/CodeGen/RISCV/rvv/vaadd-rm-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vaadd-rm-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D121376.418251.patch
Type: text/x-patch
Size: 215219 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220325/b8384b80/attachment-0001.bin>