[PATCH] D122051: [RISCV] The immediate version of sgt/ugt lowering to slti/sltiu + xori

Zakk Chen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 21 20:56:26 PDT 2022


khchen added inline comments.
Herald added a subscriber: StephenFan.


================
Comment at: llvm/test/CodeGen/RISCV/float-fcmp-strict.ll:72
+; RV32I-NEXT:    slti a0, a0, 1
+; RV32I-NEXT:    xori a0, a0, 1
 ; RV32I-NEXT:    lw ra, 12(sp) # 4-byte Folded Reload
----------------
It seems no any benefits in this case, is it expected?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D122051/new/

https://reviews.llvm.org/D122051



More information about the llvm-commits mailing list