[PATCH] D117592: [ARM][AArch64] Introduce qrdmlah and qrdmlsh intrinsics

[Sam Tebbs via Phabricator via llvm-commits]

samtebbs added inline comments.


================
Comment at: llvm/test/CodeGen/ARM/neon-v8.1a.ll:33
+; shouldn't. They should produce vqrdmulh and vadd.
+
 define arm_aapcs_vfpcc <4 x i16> @test_vqrdmulah_v4i16(<4 x i16> %acc, <4 x i16> %mhs, <4 x i16> %rhs) {
----------------
What is it about these tests that makes the vqrdmlsh invalid for the inputs? (referring to the commit message line that says the existing test cases produce the two instructions, which are more correct than the single vqrdmlsh)


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117592/new/

https://reviews.llvm.org/D117592