[PATCH] D117385: [RISCV] Add patterns for vector widening integer multiply

Jianjian Guan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Jan 16 19:41:48 PST 2022


jacquesguan updated this revision to Diff 400423.
jacquesguan added a comment.
Herald added a subscriber: alextsao1999.

Add patterns for VWMULSU


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D117385/new/

https://reviews.llvm.org/D117385

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/test/CodeGen/RISCV/rvv/vwmul-sdnode.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D117385.400423.patch
Type: text/x-patch
Size: 17881 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220117/1f0c4c16/attachment.bin>


More information about the llvm-commits mailing list