[PATCH] D107406: [DAGCombiner][TLI] SimplifySetCC(): recanonicalize `(X&1) != 0` (PR51312)

[Roman Lebedev via Phabricator via llvm-commits]

lebedev.ri added reviewers: uweigand, rsandifo.
lebedev.ri added a subscriber: uweigand.
lebedev.ri added inline comments.


================
Comment at: llvm/test/CodeGen/SystemZ/int-cmp-47.ll:270
 ; CHECK:       # %bb.0: # %entry
-; CHECK-NEXT:    tmhh %r2, 256
+; CHECK-NEXT:    srlg %r0, %r2, 56
+; CHECK-NEXT:    tmll %r0, 1
----------------
craig.topper wrote:
>  Is this a regression?
@uweigand - suggestions on how to avoid this? (i guess this was initially added in rL195473)


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D107406/new/

https://reviews.llvm.org/D107406