[PATCH] D107160: [AArch64] Do not emit an extra zero-extend for i1 argument

[Andrew Savonichev via Phabricator via llvm-commits]

asavonic created this revision.
asavonic added reviewers: dmgreen, t.p.northover.
Herald added subscribers: danielkiss, hiraditya, kristof.beyls.
asavonic requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

AAPCS requires i1 argument to be zero-extended to 8-bits by the
caller. When the argument is forwarded to the callee, we can avoid
zero-extension and use it directly (with anyext).


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D107160

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64MachineFunctionInfo.h
  llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp
  llvm/test/CodeGen/AArch64/i1-contents.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D107160.363072.patch
Type: text/x-patch
Size: 7442 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210730/1f1983e3/attachment.bin>