[PATCH] D104069: [RISCV] Teach vsetvli insertion to remember when predecessors have same AVL and SEW/LMUL ratio if their VTYPEs otherwise mismatch.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Jun 15 12:08:05 PDT 2021
craig.topper updated this revision to Diff 352211.
craig.topper added a comment.
Initialize member variable
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D104069/new/
https://reviews.llvm.org/D104069
Files:
llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll
llvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D104069.352211.patch
Type: text/x-patch
Size: 10168 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210615/6b633baa/attachment.bin>
More information about the llvm-commits
mailing list