[PATCH] D98936: [RISCV] DAG nodes and pseudo instructions for CSR access

Serge Pavlov via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 19 08:02:06 PDT 2021


sepavloff updated this revision to Diff 331882.
sepavloff added a comment.

Updated patch

- used uimm12 to represent system register number,
- renamed 'modify' component of new names to 'swap',
- removed prefix 'Pseudo' in new instructions.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98936/new/

https://reviews.llvm.org/D98936

Files:
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfo.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98936.331882.patch
Type: text/x-patch
Size: 5658 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210319/6b75c985/attachment-0001.bin>


More information about the llvm-commits mailing list