[PATCH] D98670: [RISCV] Pass 'half' in the lower 16 bits of an f32 value when F extension is enabled, but Zfh is not.
Zakk Chen via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Mar 17 08:54:36 PDT 2021
khchen added a comment.
> I'm slightly concerned that the upper bits of of the FPR are garbage so this might be a valid float value or it might be NaN.
IIUC, psabi <https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md#-hardware-floating-point-calling-convention> already has a rule for upper bits of the FPR?
`When a floating-point argument narrower than FLEN bits is passed in a floating-point register, it is 1-extended (NaN-boxed) to FLEN bits.`
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D98670/new/
https://reviews.llvm.org/D98670
More information about the llvm-commits
mailing list