[PATCH] D98460: [RISCV] Add support for scalable vector masked load/store.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 12 10:32:50 PST 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG45d3ed030444: [RISCV] Add support for scalable vector masked load/store. (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D98460/new/

https://reviews.llvm.org/D98460

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/test/CodeGen/RISCV/rvv/masked-load-fp.ll
  llvm/test/CodeGen/RISCV/rvv/masked-load-int.ll
  llvm/test/CodeGen/RISCV/rvv/masked-store-fp.ll
  llvm/test/CodeGen/RISCV/rvv/masked-store-int.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D98460.330294.patch
Type: text/x-patch
Size: 47564 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210312/6139fb6b/attachment.bin>


More information about the llvm-commits mailing list