[PATCH] D98174: [MCA] Add tests for IPC on Cortex-A55
Simon Pilgrim via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 9 01:15:12 PST 2021
RKSimon added inline comments.
================
Comment at: llvm/test/tools/llvm-mca/AArch64/Cortex/IPC/A55-4.s:6-7
+# FIXME: DIV is not modeled precisely: on hardware it takes variable
+# number of cycles depending on its operands. LLVM scheduling model
+# only provides an average latency.
+#
----------------
dmgreen wrote:
> andreadb wrote:
> > Not sure if it might help in this case, but in general I recommend to have a look at whether some operand constraints might be defined using MCSchedPredicate defs in SchedWriteVariant.
> Is this something that is fixable in llvm? I thought it would not, in general, know the input value for an instruction.
You might be able to do something with valuetracking - if you know the upper bits are zero/signsplat etc. But I don't think we have any knownbits/signbits support this late on in the compile.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D98174/new/
https://reviews.llvm.org/D98174
More information about the llvm-commits
mailing list