[PATCH] D97316: AMDGPU: Add even aligned VGPR/AGPR register classes
Matt Arsenault via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 23 12:42:41 PST 2021
arsenm added a comment.
In D97316#2582925 <https://reviews.llvm.org/D97316#2582925>, @rampitec wrote:
> I do not think it will help. There will be the same issue as with reserved registers. Assume you have VReg_128_align2. For sure RA will allocate an aligned register. But something like coalescer will happily use sub1_sub2 on it and you will end up with an unaligned physreg at the end. To make this working you need to make sure these registers do not have unaligned subregs.
This is already the case. The subregister indexes are considered unsupported by the class (e.g. getMatchingSuperRegClass and the composeSubReg* functions will fail)
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D97316/new/
https://reviews.llvm.org/D97316
More information about the llvm-commits
mailing list