[PATCH] D95146: [RISCV] Make v extension imply zvamo, zvlsseg
Simon Cook via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 21 09:19:29 PST 2021
simoncook created this revision.
simoncook added reviewers: asb, kito-cheng, HsiangKai, rogfer01.
Herald added subscribers: frasercrmck, NickHung, evandro, luismarques, apazos, sameer.abuasal, pzheng, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, edward-jones, zzheng, jrtc27, shiva0217, niosHD, sabuasal, johnrusso, rbar, hiraditya.
simoncook requested review of this revision.
Herald added subscribers: llvm-commits, MaskRay.
Herald added a project: LLVM.
The V (vector) extension should enable the zvamo and zvlsseg extensions,
but currently is defined the other way around in TableGen. This updates
the SubtargetFeatures to reverse the inheritence order to be correct.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D95146
Files:
llvm/lib/Target/RISCV/RISCV.td
llvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll
llvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll
llvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D95146.318237.patch
Type: text/x-patch
Size: 7389 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210121/d00cdaba/attachment.bin>
More information about the llvm-commits
mailing list