[PATCH] D94903: [RISCV] Implement vlxseg intrinsics.

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 21 07:28:13 PST 2021


HsiangKai updated this revision to Diff 318198.

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D94903/new/

https://reviews.llvm.org/D94903

Files:
  llvm/include/llvm/IR/IntrinsicsRISCV.td
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
  llvm/lib/Target/RISCV/RISCVISelLowering.h
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/vlxseg-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vlxseg-rv64.ll



More information about the llvm-commits mailing list