[PATCH] D92105: [RISCV] Add pre-emit pass to make more instructions compressible

Craig Blackmore via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 11 01:33:32 PST 2021

Previous message: [PATCH] D90853: [RISCV] Add DAG nodes to represent read/write CSR
Next message: [PATCH] D92105: [RISCV] Add pre-emit pass to make more instructions compressible
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craigblackmore added a comment.

Ping.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92105/new/

https://reviews.llvm.org/D92105

Previous message: [PATCH] D90853: [RISCV] Add DAG nodes to represent read/write CSR
Next message: [PATCH] D92105: [RISCV] Add pre-emit pass to make more instructions compressible
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list