[PATCH] D92951: AMDGPU: If a store defines (alias) a load, it clobbers the load.

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 14 14:25:32 PST 2020


arsenm accepted this revision.
arsenm added inline comments.
This revision is now accepted and ready to land.


================
Comment at: llvm/test/CodeGen/AMDGPU/store-clobbers-load.ll:15
+  %vaddr = bitcast [4 x i32] addrspace(5)* %alloca to <4 x i32> addrspace(5)*
+  %zero = load <4 x i32>, <4 x i32> addrspace(5)* %vaddr, align 16
+  %one = insertelement <4 x i32> %zero, i32 1, i32 1
----------------
Why are we bothering to annotate a private memory access in the first place? 


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D92951/new/

https://reviews.llvm.org/D92951



More information about the llvm-commits mailing list