[PATCH] D93048: [RISCV] Define vsub/vrsub intrinsics and refine the multiclass/class.
Hsiangkai Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Dec 10 09:08:39 PST 2020
HsiangKai added a comment.
Should I combine this one with D93048 <https://reviews.llvm.org/D93048>?
vsub only has .vv and .vx variants.
vrsub only has .vx and .vi variants.
I use these two instructions to reorganize multiclasses and classes in RISCVInstrInfoVPseudos.td.
These two patches are related. I am not sure whether I should combine them or not.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D93048/new/
https://reviews.llvm.org/D93048
More information about the llvm-commits
mailing list