[PATCH] D90844: [TableGen][SchedModels] Fix read/write variant substitution #2

Eugene Leviant via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 27 09:36:07 PST 2020

Previous message: [PATCH] D90844: [TableGen][SchedModels] Fix read/write variant substitution #2
Next message: [PATCH] D91977: [RISCV] Remove unused VM register class
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

evgeny777 added a comment.

Patch also lowers time of AArch64 subtarget generation from ~13s to ~10s in Debug build and from ~6s to 2.5s in Release build


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D90844/new/

https://reviews.llvm.org/D90844

Previous message: [PATCH] D90844: [TableGen][SchedModels] Fix read/write variant substitution #2
Next message: [PATCH] D91977: [RISCV] Remove unused VM register class
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list