[PATCH] D92228: [RISCV] Add MIR tests exposing missed InstAliases
Fraser Cormack via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Nov 27 07:02:47 PST 2020
frasercrmck added a comment.
I thought I'd put this up for review since it's (somehow) the first RISC-V MIR test, and in case anyone had looked into this before. I know @craig.topper has some experience with `InstAlias`.
>From a brief look, it looks like one way forward could be to allow `RegisterOperand` and `RegisterClass` records to use something like `MCOperandPredicate` when matching for aliases (with `AliasPatternCond::K_Custom`). I say "something like" because that's a property of `Operand`, not `RegisterOperand`.
That or just handle `zero_reg` for aliases, but I'm not yet aware of the broader implications of doing that.
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
More information about the llvm-commits