[PATCH] D91668: [RISCV]Add register constraint on riscv vector instruction

eric tang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 18 16:35:04 PST 2020

Previous message: [PATCH] D91668: [RISCV]Add register constraint on riscv vector instruction
Next message: [PATCH] D89180: [CSKY 2/n] Add basic tablegen infra for CSKY
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

tangxingxin1008 abandoned this revision.
tangxingxin1008 added a comment.

https://reviews.llvm.org/D91712 fix it


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D91668/new/

https://reviews.llvm.org/D91668

Previous message: [PATCH] D91668: [RISCV]Add register constraint on riscv vector instruction
Next message: [PATCH] D89180: [CSKY 2/n] Add basic tablegen infra for CSKY
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list