[PATCH] D90176: [AArch64] Improve lowering of insert_vector_elt with 0.0 consts.
Eli Friedman via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 28 11:30:28 PDT 2020
efriedma added a comment.
> but for some reason the matching does not work for f16
I think isFPImmLegal is false, so we're forcing a constant pool. I think you can make the testcase work with +fullfp16?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D90176/new/
https://reviews.llvm.org/D90176
More information about the llvm-commits
mailing list