[PATCH] D68667: [SLP] respect target register width for GEP vectorization (PR43578)

Mon Jun 22 10:44:55 PDT 2020

fhahn added a comment.

In D68667#2106962 <https://reviews.llvm.org/D68667#2106962>, @fhahn wrote:

> I tracked down a 7% regression in h264  on AArch64 -O3 LTO & PGO to this commit. The regressions in the aarch64 tests seem a bit suspicious and from the description the changes seem unintentional (4 x i32 vectors should be perfectly legal on AArch64). I'll take a look to see what's going on.

Oh I now see what's going on. The actual compute is done on i64 x 4.

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D68667/new/

https://reviews.llvm.org/D68667