[PATCH] D71934: [AMDGPU] need to insert wait between the scalar load and vector store to the same address to avoid WAR conflict.

Alexander via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jan 2 09:19:52 PST 2020


alex-t updated this revision to Diff 235890.
alex-t added a comment.

Test updated.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D71934/new/

https://reviews.llvm.org/D71934

Files:
  llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp
  llvm/test/CodeGen/AMDGPU/smrd_vmem_war.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D71934.235890.patch
Type: text/x-patch
Size: 4088 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200102/299eee30/attachment.bin>


More information about the llvm-commits mailing list