[PATCH] D67950: [TableGen] Fix a bug that MCSchedClassDesc is interfered between different SchedModel

[Qing Shan Zhang via Phabricator via llvm-commits]

steven.zhang added a comment.

I have rebased the patch.



================
Comment at: llvm/test/CodeGen/ARM/ParallelDSP/multi-use-loads.ll:23
 ; CHECK-LE-NEXT:    sxtah r1, r1, lr
+; CHECK-LE-NEXT:    subs r0, #1
 ; CHECK-LE-NEXT:    smlad r12, r4, lr, r12
----------------
jsji wrote:
> samparker wrote:
> > jsji wrote:
> > > Do these changes in scheduling means `ParallelDSP ` SchedModel has some interference with others?
> > > If so, maybe we need another patch to fix that. 
> > I think if this patch was rebased, this change would go away. This brought to our attention that some instructions weren't modelled, but I hope this is fixed now.
> Good to know that! Thanks @samparker !
Good catch, and yes, it has been fixed by https://reviews.llvm.org/rL373163


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67950/new/

https://reviews.llvm.org/D67950