[PATCH] D62415: [X86-64] Fix 256-bit SET0 lowering for non-VLX targets

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed May 29 13:51:16 PDT 2019

Previous message: [PATCH] D62415: [X86-64] Fix 256-bit SET0 lowering for non-VLX targets
Next message: [PATCH] D62263: [DAGCombine][X86][AArch64][AMDGPU] (x - y) + -1 -> add (xor y, -1), x fold
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon added a comment.

In D62415#1521453 <https://reviews.llvm.org/D62415#1521453>, @craig.topper wrote:

> Should be fixed after r361991


Cheers guys


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D62415/new/

https://reviews.llvm.org/D62415

Previous message: [PATCH] D62415: [X86-64] Fix 256-bit SET0 lowering for non-VLX targets
Next message: [PATCH] D62263: [DAGCombine][X86][AArch64][AMDGPU] (x - y) + -1 -> add (xor y, -1), x fold
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list