[PATCH] D60459: SILoadStoreOptimizer pass mischedules s_add,s_addc with interfering s_lshl
Stanislav Mekhanoshin via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Apr 10 09:41:57 PDT 2019
rampitec added inline comments.
================
Comment at: lib/Target/AMDGPU/SILoadStoreOptimizer.cpp:271
+ I++;
+ for (int i = 0; I != E && i < SearchLimit; ++I, i++)
+ if (I->definesRegister(AMDGPU::SCC))
----------------
Having i and I variables in the same statement is quite misleading.
================
Comment at: test/CodeGen/AMDGPU/scc-missing-add.mir:1
+# RUN: llc -march=amdgcn -mcpu=gfx900 -verify-machineinstrs -run-pass=si-load-store-opt -o - %s | FileCheck -check-prefix=GFX9 %s
+# RUN: llc -march=amdgcn -mcpu=fiji -verify-machineinstrs -run-pass=si-load-store-opt -o - %s | FileCheck -check-prefix=GFX9 %s
----------------
You can combine both mir tests into a single file and significantly reduce them. For example you do not need all of the IR.
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D60459/new/
https://reviews.llvm.org/D60459
More information about the llvm-commits
mailing list