[PATCH] D59758: [DAGCombiner] Combine OR as ADD when no common bits are set

[Sanjay Patel via Phabricator via llvm-commits]

spatel added a comment.

Thanks for expanding on the x86 example. I agree now that it's a good idea to try these optimizations.
@RKSimon may know from looking, but this might mean we can remove the more specific fold from rL357351 <https://reviews.llvm.org/rL357351> ?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D59758/new/

https://reviews.llvm.org/D59758