[PATCH] D58903: [AMDGPU] Added v5i32 and v5f32 register classes

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 6 13:38:56 PST 2019

Previous message: [PATCH] D58903: [AMDGPU] Added v5i32 and v5f32 register classes
Next message: [PATCH] D58904: [AMDGPU] Implemented dwordx3 variants of buffer/tbuffer load/store intrinsics
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm accepted this revision.
arsenm added a comment.
This revision is now accepted and ready to land.

LGTM


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D58903/new/

https://reviews.llvm.org/D58903

Previous message: [PATCH] D58903: [AMDGPU] Added v5i32 and v5f32 register classes
Next message: [PATCH] D58904: [AMDGPU] Implemented dwordx3 variants of buffer/tbuffer load/store intrinsics
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list