[PATCH] D43275: [AMDGPU]Increased vector length for global/constant loads.

Tue Feb 13 20:10:58 PST 2018

FarhanaAleen created this revision.
FarhanaAleen added a reviewer: rampitec.
Herald added subscribers: t-tye, tpr, dstuttard, yaxunl, nhaehnle, wdng, kzhuravl, arsenm.

GCN ISA supports instructions that can read 16 consecutive dwords from memory through the scalar data cache; loadstoreVectorizer should take advantage of the wider vector length and pack 16/8 elements of dwords/quadwords.

https://reviews.llvm.org/D43275

Files:
  lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
  lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h
  test/CodeGen/AMDGPU/load-constant-f32.ll
  test/CodeGen/AMDGPU/load-constant-f64.ll
  test/CodeGen/AMDGPU/waitcnt-looptest.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43275.134126.patch
Type: text/x-patch
Size: 7503 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180214/8b2d581c/attachment.bin>