[PATCH] D37102: [AArch64] Add FMOVH0: materialize 0 using zero register for f16 values

Oliver Stannard via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Aug 24 04:24:37 PDT 2017

Previous message: [PATCH] D37102: [AArch64] Add FMOVH0: materialize 0 using zero register for f16 values
Next message: [PATCH] D37102: [AArch64] Add FMOVH0: materialize 0 using zero register for f16 values
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

olista01 accepted this revision.
olista01 added a comment.
This revision is now accepted and ready to land.

LGTM


https://reviews.llvm.org/D37102

Previous message: [PATCH] D37102: [AArch64] Add FMOVH0: materialize 0 using zero register for f16 values
Next message: [PATCH] D37102: [AArch64] Add FMOVH0: materialize 0 using zero register for f16 values
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list