[PATCH] D16729: [X86][SSE] Add general 32-bit LOAD + VZEXT_MOVL support to EltsFromConsecutiveLoads

[Simon Pilgrim via llvm-commits]

RKSimon updated this revision to Diff 46645.
RKSimon added a comment.

Add 512-bit vector support


Repository:
  rL LLVM

http://reviews.llvm.org/D16729

Files:
  lib/Target/X86/X86ISelLowering.cpp
  lib/Target/X86/X86InstrAVX512.td
  test/CodeGen/X86/merge-consecutive-loads-128.ll
  test/CodeGen/X86/merge-consecutive-loads-256.ll
  test/CodeGen/X86/merge-consecutive-loads-512.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D16729.46645.patch
Type: text/x-patch
Size: 54493 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20160202/017f2c05/attachment.bin>