[llvm-commits] Fixing Bug 13662: paired register for inline asm with 64-bit data on ARM

[Weiming Zhao]

I see. I tried that direction before but got some issues. 

 

Let me try it again and I'll seek for your help if I got some difficulties.
:D

 

Thanks,

Weiming

 

Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
The Linux Foundation

 

From: Jakob Stoklund Olesen [mailto:stoklund at 2pi.dk] 
Sent: Tuesday, December 04, 2012 3:20 PM
To: weimingz at codeaurora.org; Zhao
Cc: Evan Cheng; llvm-commits at cs.uiuc.edu; grosbach at apple.com
Subject: Re: [llvm-commits] Fixing Bug 13662: paired register for inline asm
with 64-bit data on ARM

 

 

On Dec 4, 2012, at 2:56 PM, "Weiming Zhao" <weimingz at codeaurora.org> wrote:





Yes, I tried to follow the similar approach in this patch.

But ldrexd/strexd intrinsic are handled differently

 

No, you just wrote the code yourself to handle Intrinsic::arm_ldrexd and
Intrinsic::arm_strexd.

 

So for InlineASM DAG, I also tried to create a VR first. The order of VR
creation  should be handled by glue edges.

 

You are thinking of the atomic pseudo-instructions which are expanded after
instruction selection.

 

/jakob

 

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20121204/29bfbb11/attachment.html>