[llvm-commits] Fixing Bug 13662: paired register for inline asm with 64-bit data on ARM

[Jakob Stoklund Olesen]

On Dec 4, 2012, at 2:56 PM, "Weiming Zhao" <weimingz at codeaurora.org> wrote:

Yes, I tried to follow the similar approach in this patch.
But ldrexd/strexd intrinsic are handled differently

No, you just wrote the code yourself to handle Intrinsic::arm_ldrexd and Intrinsic::arm_strexd.

So for InlineASM DAG, I also tried to create a VR first. The order of VR creation  should be handled by glue edges.

You are thinking of the atomic pseudo-instructions which are expanded after instruction selection.

/jakob

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20121204/ab0dbc69/attachment.html>