[llvm-bugs] [Bug 173793] [InstCombine] Vector `fshl` retains invalid `range` after demanded-bits simplification

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Sun Dec 28 11:04:32 PST 2025

Previous message: [llvm-bugs] [Bug 173787] [InstCombine] `foldBitCeil` miscompiles non-power-of-two integer widths
Next message: [llvm-bugs] [Bug 173794] SelectionDAG crash
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20251228/609c7299/attachment.html>

Previous message: [llvm-bugs] [Bug 173787] [InstCombine] `foldBitCeil` miscompiles non-power-of-two integer widths
Next message: [llvm-bugs] [Bug 173794] SelectionDAG crash
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list