[llvm-bugs] [Bug 67596] Inline assembly needs to accept RISC-V Vector `vl` register as clobberable for GCC compatibility

LLVM Bugs via llvm-bugs llvm-bugs at lists.llvm.org
Wed Sep 27 12:37:38 PDT 2023

Previous message: [llvm-bugs] [Bug 67595] RISC-V generates worse code than AArch64 for simple memset style loop at -Os
Next message: [llvm-bugs] [Bug 67597] Worse code gen when integer is wrapped in struct
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-bugs/attachments/20230927/cf2cb733/attachment.html>

Previous message: [llvm-bugs] [Bug 67595] RISC-V generates worse code than AArch64 for simple memset style loop at -Os
Next message: [llvm-bugs] [Bug 67597] Worse code gen when integer is wrapped in struct
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-bugs mailing list