[llvm-branch-commits] [llvm] TableGen: Test register sub-classes with the member bit vectors (PR #234801)

Alexis Engelke via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Fri Oct 23 08:05:51 PDT 2026

Previous message: [llvm-branch-commits] [llvm] TableGen: Test register sub-classes with the member bit vectors (PR #234801)
Next message: [llvm-branch-commits] [llvm] TableGen: Skip redundant addComposite calls for secondary sub-registers (PR #234800)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/aengelke approved this pull request.


https://github.com/llvm/llvm-project/pull/234801

Previous message: [llvm-branch-commits] [llvm] TableGen: Test register sub-classes with the member bit vectors (PR #234801)
Next message: [llvm-branch-commits] [llvm] TableGen: Skip redundant addComposite calls for secondary sub-registers (PR #234800)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-branch-commits mailing list