[llvm-branch-commits] [llvm] release/23.x: [X86] combineShiftRightLogical - fold srl(vecreduce_umax(x), bw-1) as MOVMSK signbit reduction (#210281) (PR #210740)

Phoebe Wang via llvm-branch-commits llvm-branch-commits at lists.llvm.org
Tue Jul 21 20:29:00 PDT 2026

Previous message: [llvm-branch-commits] [llvm] PPC: Fix extsw elimination when the input reads a subregister (PR #208052)
Next message: [llvm-branch-commits] [llvm] release/23.x: [X86] combineShiftRightLogical - fold srl(vecreduce_umax(x), bw-1) as MOVMSK signbit reduction (#210281) (PR #210740)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/phoebewang approved this pull request.


https://github.com/llvm/llvm-project/pull/210740

Previous message: [llvm-branch-commits] [llvm] PPC: Fix extsw elimination when the input reads a subregister (PR #208052)
Next message: [llvm-branch-commits] [llvm] release/23.x: [X86] combineShiftRightLogical - fold srl(vecreduce_umax(x), bw-1) as MOVMSK signbit reduction (#210281) (PR #210740)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-branch-commits mailing list