[llvm-branch-commits] [compiler-rt] eaae766 - [RISCV] Support rv{32, 64}e in the compiler builtins (#88252)
Tom Stellard via llvm-branch-commits
llvm-branch-commits at lists.llvm.org
Mon Apr 15 16:18:46 PDT 2024
Author: Cyrill Leutwiler
Date: 2024-04-15T16:18:14-07:00
New Revision: eaae766a20fdd2d5f0c6b3f04d7f238a6aa1f814
URL: https://github.com/llvm/llvm-project/commit/eaae766a20fdd2d5f0c6b3f04d7f238a6aa1f814
DIFF: https://github.com/llvm/llvm-project/commit/eaae766a20fdd2d5f0c6b3f04d7f238a6aa1f814.diff
LOG: [RISCV] Support rv{32, 64}e in the compiler builtins (#88252)
Register spills (save/restore) in RISC-V embedded work differently
because there are less registers and different stack alignment.
[GCC equivalent
](https://github.com/gcc-mirror/gcc/blob/master/libgcc/config/riscv/save-restore.S#L298C16-L336)
Follow up from #76777.
---------
Signed-off-by: xermicus <cyrill at parity.io>
(cherry picked from commit bd32aaa8c9ec2094f605315b3989adc2a567ca98)
Added:
Modified:
compiler-rt/lib/builtins/riscv/restore.S
compiler-rt/lib/builtins/riscv/save.S
Removed:
################################################################################
diff --git a/compiler-rt/lib/builtins/riscv/restore.S b/compiler-rt/lib/builtins/riscv/restore.S
index 73f64a920d6698..6f43842c8ca684 100644
--- a/compiler-rt/lib/builtins/riscv/restore.S
+++ b/compiler-rt/lib/builtins/riscv/restore.S
@@ -22,6 +22,8 @@
#if __riscv_xlen == 32
+#ifndef __riscv_32e
+
.globl __riscv_restore_12
.type __riscv_restore_12, at function
__riscv_restore_12:
@@ -86,8 +88,29 @@ __riscv_restore_0:
addi sp, sp, 16
ret
+#else
+
+ .globl __riscv_restore_2
+ .type __riscv_restore_2, at function
+ .globl __riscv_restore_1
+ .type __riscv_restore_1, at function
+ .globl __riscv_restore_0
+ .type __riscv_restore_0, at function
+__riscv_restore_2:
+__riscv_restore_1:
+__riscv_restore_0:
+ lw s1, 0(sp)
+ lw s0, 4(sp)
+ lw ra, 8(sp)
+ addi sp, sp, 12
+ ret
+
+#endif
+
#elif __riscv_xlen == 64
+#ifndef __riscv_64e
+
.globl __riscv_restore_12
.type __riscv_restore_12, at function
__riscv_restore_12:
@@ -161,6 +184,25 @@ __riscv_restore_0:
addi sp, sp, 16
ret
+#else
+
+ .globl __riscv_restore_2
+ .type __riscv_restore_2, at function
+ .globl __riscv_restore_1
+ .type __riscv_restore_1, at function
+ .globl __riscv_restore_0
+ .type __riscv_restore_0, at function
+__riscv_restore_2:
+__riscv_restore_1:
+__riscv_restore_0:
+ ld s1, 0(sp)
+ ld s0, 8(sp)
+ ld ra, 16(sp)
+ addi sp, sp, 24
+ ret
+
+#endif
+
#else
# error "xlen must be 32 or 64 for save-restore implementation
#endif
diff --git a/compiler-rt/lib/builtins/riscv/save.S b/compiler-rt/lib/builtins/riscv/save.S
index 85501aeb4c2e93..3e044179ff7f1d 100644
--- a/compiler-rt/lib/builtins/riscv/save.S
+++ b/compiler-rt/lib/builtins/riscv/save.S
@@ -18,6 +18,8 @@
#if __riscv_xlen == 32
+#ifndef __riscv_32e
+
.globl __riscv_save_12
.type __riscv_save_12, at function
__riscv_save_12:
@@ -92,8 +94,29 @@ __riscv_save_0:
sw ra, 12(sp)
jr t0
+#else
+
+ .globl __riscv_save_2
+ .type __riscv_save_2, at function
+ .globl __riscv_save_1
+ .type __riscv_save_1, at function
+ .globl __riscv_save_0
+ .type __riscv_save_0, at function
+__riscv_save_2:
+__riscv_save_1:
+__riscv_save_0:
+ addi sp, sp, -12
+ sw s1, 0(sp)
+ sw s0, 4(sp)
+ sw ra, 8(sp)
+ jr t0
+
+#endif
+
#elif __riscv_xlen == 64
+#ifndef __riscv_64e
+
.globl __riscv_save_12
.type __riscv_save_12, at function
__riscv_save_12:
@@ -181,6 +204,25 @@ __riscv_save_0:
sd ra, 8(sp)
jr t0
+#else
+
+ .globl __riscv_save_2
+ .type __riscv_save_2, at function
+ .globl __riscv_save_1
+ .type __riscv_save_1, at function
+ .globl __riscv_save_0
+ .type __riscv_save_0, at function
+__riscv_save_2:
+__riscv_save_1:
+__riscv_save_0:
+ addi sp, sp, -24
+ sd s1, 0(sp)
+ sd s0, 8(sp)
+ sd ra, 16(sp)
+ jr t0
+
+#endif
+
#else
# error "xlen must be 32 or 64 for save-restore implementation
#endif
More information about the llvm-branch-commits
mailing list