[clang] [llvm] [RISCV] Add support for vector registers with -fzero-call-used-regs (PR #206206)

Luke Lau via cfe-commits cfe-commits at lists.llvm.org
Wed Jul 22 02:01:48 PDT 2026


https://github.com/lukel97 approved this pull request.

LGTM

https://github.com/llvm/llvm-project/pull/206206


More information about the cfe-commits mailing list