[clang] [Clang][AArch64] Fix wrong SIMD register counting for MFloat8 (PR #195134)

Momchil Velikov via cfe-commits cfe-commits at lists.llvm.org
Fri May 1 05:39:00 PDT 2026

Previous message: [clang] [Clang][AArch64] Fix wrong SIMD register counting for MFloat8 (PR #195134)
Next message: [clang] [flang] [lldb] [llvm] [mlir] [clang] Add -Wbool-integral-comparison (PR #194180)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/momchil-velikov closed https://github.com/llvm/llvm-project/pull/195134

Previous message: [clang] [Clang][AArch64] Fix wrong SIMD register counting for MFloat8 (PR #195134)
Next message: [clang] [flang] [lldb] [llvm] [mlir] [clang] Add -Wbool-integral-comparison (PR #194180)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list