[clang] [llvm] [RISCV] Add SpacemiT A100 processor definition (PR #174052)

[Mark Zhuang via cfe-commits]

================
@@ -735,6 +735,38 @@ def XIANGSHAN_KUNMINGHU : RISCVProcessorModel<"xiangshan-kunminghu",
                                                TuneZExtWFusion,
                                                TuneShiftedZExtWFusion]>;
 
+def SPACEMIT_A100 : RISCVProcessorModel<"spacemit-a100",
+                                        SpacemitX60Model,
+                                        !listconcat(
+                                        !listremove(RVA23S64Features,
----------------
zqb-all wrote:

I have re-added the `S*` extensions. I think the `MArch` string being too long is not a real issue (it is already quite long even without the `S*` extensions). Including the `S*` extensions can more clearly reflect the actual capabilities of the processor.

https://github.com/llvm/llvm-project/pull/174052