[clang] [llvm] [CIR] X86 vector masked load builtins (PR #169464)

via cfe-commits cfe-commits at lists.llvm.org
Fri Jan 30 02:28:58 PST 2026

Previous message: [clang] [llvm] [RISCV] Add SpacemiT A100 processor definition (PR #174052)
Next message: [clang] [CIR][OpenMP] Enable lowering of the OpenMP dialect to LLVM IR (PR #178515)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

woruyu wrote:

> @woruyu Are you able to follow up on this?
sorry, I missed this PR, I will restart it next week!


https://github.com/llvm/llvm-project/pull/169464

Previous message: [clang] [llvm] [RISCV] Add SpacemiT A100 processor definition (PR #174052)
Next message: [clang] [CIR][OpenMP] Enable lowering of the OpenMP dialect to LLVM IR (PR #178515)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list