[clang] [llvm] [AArch64][SVE] Improve fixed-length addressing modes. (PR #129732)

[Paul Walker via cfe-commits]

================
@@ -405,6 +405,17 @@ class AArch64Subtarget final : public AArch64GenSubtargetInfo {
     return MinSVEVectorSizeInBits;
   }
 
+  // Return the known bit length of SVE data registers. A value of 0 means the
+  // length is unkown beyond what's implied by the architecture.
+  unsigned getSVEVectorSizeInBits() const {
+    assert(isSVEorStreamingSVEAvailable() &&
+           "Tried to get SVE vector length without SVE support!");
+    if (MaxSVEVectorSizeInBits &&
+        MinSVEVectorSizeInBits == MaxSVEVectorSizeInBits)
----------------
paulwalker-arm wrote:

This can be just `MinSVEVectorSizeInBits == MaxSVEVectorSizeInBits` given that returning zero when both are zero is valid?

https://github.com/llvm/llvm-project/pull/129732