[llvm] [clang] [RISCV] Add sifive-p670 processor (PR #79015)
Michael Maitland via cfe-commits
cfe-commits at lists.llvm.org
Tue Jan 23 12:02:30 PST 2024
================
@@ -1082,6 +1082,13 @@ def TuneShortForwardBranchOpt
def HasShortForwardBranchOpt : Predicate<"Subtarget->hasShortForwardBranchOpt()">;
def NoShortForwardBranchOpt : Predicate<"!Subtarget->hasShortForwardBranchOpt()">;
+// P670 requires a S2V transfer buffer to move scalars into vectors.
+// FIXME: Forming .vx/.vf can reduce register pressure.
+def TuneDontSinkSplatOperands
----------------
michaelmaitland wrote:
https://github.com/llvm/llvm-project/pull/79199
https://github.com/llvm/llvm-project/pull/79015
More information about the cfe-commits
mailing list