[clang] [RISCV] Add sched model for XiangShan-NanHu (PR #70232)
Yingwei Zheng via cfe-commits
cfe-commits at lists.llvm.org
Wed Oct 25 11:45:09 PDT 2023
================
@@ -302,7 +302,7 @@ def FSW : FPStore_r<0b010, "fsw", FPR32, WriteFST32>;
} // Predicates = [HasStdExtF]
foreach Ext = FExts in {
- let SchedRW = [WriteFMA32, ReadFMA32, ReadFMA32, ReadFMA32] in {
+ let SchedRW = [WriteFMA32, ReadFMA32, ReadFMA32, ReadFMA32Addend] in {
----------------
dtcxzyw wrote:
Posted as #70241.
https://github.com/llvm/llvm-project/pull/70232
More information about the cfe-commits
mailing list