[clang] [clang-format] Properly indent lines inside Verilog case structure (PR #65861)

Owen Pan via cfe-commits cfe-commits at lists.llvm.org
Sat Sep 9 15:17:50 PDT 2023

Previous message: [clang] [clang-format] Properly indent lines inside Verilog case structure (PR #65861)
Next message: [clang] [clang-format] Properly indent lines inside Verilog case structure (PR #65861)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

https://github.com/owenca approved this pull request.


https://github.com/llvm/llvm-project/pull/65861

Previous message: [clang] [clang-format] Properly indent lines inside Verilog case structure (PR #65861)
Next message: [clang] [clang-format] Properly indent lines inside Verilog case structure (PR #65861)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the cfe-commits mailing list