[PATCH] D150926: [RISCV] Support LMUL!=1 for __attribute__((riscv_rvv_vector_bits(N)))

Alex Bradbury via Phabricator via cfe-commits cfe-commits at lists.llvm.org
Fri May 19 07:46:06 PDT 2023


asb added inline comments.


================
Comment at: clang/include/clang/Basic/AttrDocs.td:2347
 
-Only ``*m1_t`` (LMUL=1) types are supported at this time.
+For types where LMUL!=1, ``__riscv_v_fixed_vlen`` needs to be scaled by the LMULo
+of the type before passing to the attribute.
----------------
LMULo -> LMUL


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D150926/new/

https://reviews.llvm.org/D150926



More information about the cfe-commits mailing list