[PATCH] D145883: [Flang][RISCV] Emit target features for RISC-V

[Andrzej Warzynski via Phabricator via cfe-commits]

awarzynski added inline comments.


================
Comment at: flang/test/Driver/target-cpu-features.f90:1
-! REQUIRES: aarch64-registered-target, x86-registered-target
+! REQUIRES: aarch64-registered-target, x86-registered-target, riscv-registered-target
 
----------------
vzakhari wrote:
> Can we split this test so that people who do not build riscv target still have aarch64/x86 targets tested in their workspaces?
Given that this test relies on `-###`, I think that `REQUIRES` can be safely removed (please double check)


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145883/new/

https://reviews.llvm.org/D145883