[PATCH] D80716: [AArch64]: BFloat Load/Store Intrinsics&CodeGen
Luke Geeson via Phabricator via cfe-commits
cfe-commits at lists.llvm.org
Wed Jun 10 07:08:22 PDT 2020
LukeGeeson marked 2 inline comments as done.
LukeGeeson added inline comments.
================
Comment at: llvm/test/CodeGen/AArch64/aarch64-bf16-ldst-intrinsics.ll:264
+; Function Attrs: argmemonly nounwind readonly
+declare { <8 x bfloat>, <8 x bfloat> } @llvm.aarch64.neon.ld2lane.v8bf16.p0i8(<8 x bfloat>, <8 x bfloat>, i64, i8*) #3
+
----------------
arsenm wrote:
> Why is the IR type name bfloat and not bfloat16?
The naming for the IR type was agreed upon here after quite a big discussion.
https://reviews.llvm.org/D78190
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D80716/new/
https://reviews.llvm.org/D80716
More information about the cfe-commits
mailing list